Abstract: This study presents a novel high conversion gain converter with a tightly coupled-inductor-inverse for distributed generation system, where high conversion gain is regularly required. The new converter utilises coupled-inductor-inverse network for high conversion gain applications that is not presently comparable with the existing coupled inductor-based high conversion gain converters. The new converter has a unique feature that the voltage gain is lifted by reducing the turns ratio of the coupled inductor. Subsequently, the diode-capacitor circuit is introduced to primarily recycle the leakage energy, and secondly help to boost the output voltage. This study depicts the main waveforms of the proposed converter and the relevant derivation of the operation principle. The theoretical analysis is verified by the experimental waveforms based on a prototype circuit rated 400 W output power.
Introduction
The high-voltage application of distributed generation system, for example, photovoltaic panels, fuel cells, and so on, is limited in some cases, due to the low output voltage [1] [2] [3] [4] . To make extensive application possible, various high step-up converters, which can widely boost the voltage, have been developed to provide feasible methods of converting power from low-voltage side to highvoltage side.
Although the isolated converters can achieve high-voltage conversion gain by adjusting the turns ratio [5] , the leakage inductance of the coupled inductor brings serious problems such as high peak voltage and high power dissipation on the power semiconductor. Although the passive and active methods are employed, it also causes either low efficiency or high cost.
Theoretically, high-voltage conversion gain can be achieved by the simplest boost converter with an extreme duty cycle [6, 7] . However, this makes the performance of the converter deteriorated, such as the low conversion efficiency, serious reverse recovery problem, and so on.
For promoting the conversion efficiency and lifting the conversion gain, many advanced techniques, i.e. switched capacitor, switched inductor, and so on, have already been widely used [8] [9] [10] [11] . High-voltage conversion gain can be easily achieved through these techniques. However, more switched-structures will be essential for ultra large conversion ratio, this makes low cost and simple circuit impossible. In addition, high charging current exists in the switched capacitor circuit, and induces high conduction losses.
To further boost the conversion gain, another variable -turns ratio n of coupled inductor -is introduced in the high gain converters [3, [12] [13] [14] [15] . However, as the isolated converters say, the high peak voltage exists because of the leakage inductance. In order to solve this problem, passive or active clamped circuit have been presented [4, 16] . However, the voltage conversion gain is directly proportional to the turns ratio. Several problems are introduced using coupled inductor with a large turns ratio also under same operation condition. For example, the leakage inductance, the parasitic capacitance among the several windings, and core loss are of major concerns [17, 18] . Therefore, this paper proposes a coupled-inductor-inverse network (CII-N) implemented as a CII-N DC-DC boost converter for applications in distributed generation system. A three-winding coupled inductor, which changes the gain more flexibly, is applied in the proposed converter. The gain is inversely proportional to the turns ratio. The experimental waveforms verified the proposed topology.
Proposed high step-up converter
The proposed converter contains a CII-N which is shown in Fig. 1 . The CII-N consists of three windings (the winding turns are as follows: N 1 , N 2 , and N 3 ). By combining the CII-N with the basic boost converter, the CII-N DC-DC boost converter (CII-N-C), which the voltage conversion ratio is greatly enhanced, can be acquired as shown in Fig. 2a . The derived voltage conversion gain is represented as
where D is the duty ratio of the power switch. The leakage inductance cannot be avoided in the proposed CII-N-C, which induces high-voltage spikes on the power switch. In some situations, for absorbing the leakage inductance energy, the dissipated RCD (or RC) circuit can be used, but the losses caused by the RCD circuit are significant and the efficiency is degraded. Here, the passive clamped circuit (C c and D 1 ) is applied to recycle the leakage inductance energy and to suppress the peak voltage as shown in Fig. 2b . Based on the charge balance principle, the discharging path of the clamped capacitor C c is provided and the final Fig. 2c shows the proposed high step-up converter. Fig. 2d shows the equivalent circuit of the proposed converter (where i = I, II, III, IV, V). The three-winding coupled inductor is modelled as ideal transformer, the magnetising inductance L M , and leakage inductor L k . To simplify the circuit analysis, the following conditions are assumed:
Basic operating principle
The capacitors C c and C o are large enough, so that the voltages V C c and V C o are fixed.
iii. The power devices are all ideal, but the parasitic capacitor of the power switch is considered. iv. When the magnetising current i L m is always beyond zero during one switching period, which is called CCM. Fig. 3 shows the key waveforms of the proposed converter. Fig. 4 shows the equivalent circuits of proposed converter for a whole period.
The five steady operating modes are depicted in detail. Meanwhile, the energies stored in the input source V in , the magnetising inductance L M , and the multiplier capacitor 
Derivation of voltage gain
As modes I and III are transient, so, they are neglected. In the time period of mode II, the following equations can be expressed based on Fig. 4b
From moment t 3 to moment t 4 , we can get
From moment t 3 to moment t 5 , we can obtain
By applying the volt-second balance principle on magnetising inductor L M , the following equation is given
Also substituting (2), (4) into (6), collecting the terms, the voltage expressions of capacitor V Cc and V LV are obtained as
From (2), (3), and (7), the voltage expression of capacitor V C1 can be deduced
Based on expressions (5), (7), (8) , and (9), the voltage conversion gain can be obtained as
Fig. 5a depicts the gain curves of the CII-N versus the duty cycle under different coupling coefficients. It manifests that the coupling coefficient affects the voltage gain. When K = 1, the ideal voltage conversion gain is represented as
Where 6 shows the influence of turns ratio n 12 on the conversion gain. It is found that the converter gain can be increased by reducing the turns ratio n 12 . This is in sharp contrast to the existing coupled inductor-based converter where the gain increases by increasing the turns ratio of the coupled inductor. With this unique feature, under the same operation condition, higher power density can be achieved by employing smaller magnetic core in the circuit with fewer turns. This also reduces the core and copper losses. The efficiency can be upgraded.
From the view of practical condition, for example, the turn number is positive integer and zero, the following inequalities are satisfied (11), it is clear that the gain of the proposed high step-up converter has more freedoms. The flexibility of the proposed converter in providing the desired gain is not matched by any existing high step-up converter using coupled inductor. In order to further detail the flexibility of the turns ratio choice, Table 1 is referred to, where it can be seen that for a certain gain, there are more than one combination of winding turns N 1 : N 2 : N 3 to select from. In addition, based on formulas (14) and (16), although there exists different combination of winding turns, the voltage stresses of capacitor C 1 and diodes D 2 and D o keep unchanged. Then, based on (12), when the winding turns N 2 or N 3 are, respectively, reduced to zero, the simplified converters are summarised in Table 2 and Fig. 7 .
In order to simplify the analysis, ideal condition is considered here. The voltage stresses of the main switch S, clamped capacitor C c , and multiplier capacitor C 1 are given by
The voltage stresses on diodes D 1 , D 2 , and D o are derived as
According to Fig. 8 , the voltage stresses of all the components are less than the output voltage. Refer to the voltage gain formula (11), as the turns ratio n 12 decreases, the voltage conversion gain increases. Meanwhile, the voltage stresses V S , V Cc , V D1 , V C1 all decrease as shown in Fig. 8a . In addition, as the turns ratio n 32 increases, the voltage conversion gain also increases. The voltage stresses V S , V Cc , V D1 , V C1 all decrease as shown in Fig. 8b . On the contrary, voltage stresses V D2 , V Do all increase under both cases. Therefore, compromise should be made when designing the converter.
Advantage of smaller turns ratio
As can be seen in the above section, in the proposed converter, the smaller turns ratio is, the larger the gain is. Under the same operation condition, the smaller turns ratio not only reduces the leakage inductance and the parasitic capacitance formed by the Table 1 Gain of the proposed converter realised with different turns ratios N 1 : Table 2 Simplified topologies Condition Simplified gain Simplified topology secondary winding of the coupled inductor, but also increases the power density and reduces the core and copper losses. These changes efficiently improve the performance of the converter.
Performance comparison among different converters
Here, to further demonstrate the characteristic of the proposed converter, a detailed comparison is made among different converters, as shown in Table 3 . Some specific variable symbols of all parasitic components are assumed as follows: V d is the forward voltage drop of diodes; R 1 , R 2 , and R 3 are the ESR of inductors; R ds is the on-state resistance of the switch; R d represents the forward resistance of diode; and R L represents the load.
Although the proposed converter has three diodes, it has only one power switch. However, the converter in [20] has more power switches than other converters. In addition, serious oscillation may occur across the switch in the converter in [20] .
The comparison of ideal voltage gain among different converters are depicted in Fig. 9a. Fig. 9a evidently manifests that the voltage conversion gain of the proposed converter is beyond that of converters in [20, 21] as the turns ratio is small. If the turns ratio is further reduced, the voltage gain is further enhanced. Of course, as the turns ratio increases, the voltage conversion gain of the proposed converter is lower than other two converters. It is obvious from Table 3 that the voltage conversion gain of the proposed converter is increased by decreasing the turns ratio (in the denominator); in contrast, the gains of other converters are increased by increasing the turns ratio (in the numerators). This means comparably less turns numbers can achieve comparably higher gain. The size, cost, and losses are smaller under this condition.
Meanwhile, Fig. 9b manifests the voltage stress of the switch of the proposed converter is lower than that of converters in [20, 21] . MOSFET with low R ds can be used. Fig. 9c shows the comparison of voltage gain with parasitic parameters. As the duty cycle is tended to one, the voltage gain of the proposed converter is decreased ahead. Therefore, the proposed converter should operate away from duty cycle 1. Fig. 9d shows the comparison of calculated efficiency under different load. In a wide output power range, the proposed converter has a dominated efficiency.
Some variables in Table 3 
Design guidance
A prototype system is adopted as an example to explore the main design consideration. The system specifications are given in Table 4 .
Magnetising inductance design
The inductance value is determined by the current ripple through the inductor. When the switch is turned on, the voltage stress on the magnetising inductance makes the current increase linearly
Then, the current variation is derived as
Also, the average current through the magnetising inductance can approximately be expressed by
Then, the equation can be deduced
Finally, the magnetising inductance is given by
i.e.
L M ≥ 1.5 * 20 * 0.65 * 0.35 * 400 0.2 * 400 * 2 * 0.5 * 100000 = 341 μH .
Where k (0.2) is the acceptable current ripple.
Turns ratio design
In general, the design of turns ratio can be a major concern. From Figs. 10a and b, under fixed voltage gain and turns N 2 , as the turns N 1 increases, the RMS of switch increases. When the duty cycle is ∼0.65, the RMS of switch reaches the lowest value. From  Figs. 10c-e, as the turns N 3 increases, the RMS of switch increases.
As the turns N 1 increases, the RMS of switch has a maximum point. Meanwhile, considering the compromise of voltage stresses across the components as shown in Figs. 10f-h, and the convenient of coiling the couple inductor, the turns ratio n 12 is 1.5, then, the turns ratio n 32 is deduced as
Power device selection
Once the turns ratio is choosed, the voltage stress of the power device can be determined. Then, the model of power device can be determined by considering acceptable voltage margin. The voltage stresses on the devices are computed as
Capacitors design
The design rule of the clamped capacitor is to restrict the voltage spike of the main switch, avoid the extra resonant ringing, and make the clamped diodes turn off naturally. Here, it is assumed that one half of the resonant period exceeds the off time of switch. Therefore
Then, the clamped capacitor can be computed as [20] 
Where f s 1/T S represents switching frequency. Other two capacitors are to limit the voltage ripple. First, due to the voltage ripple is decided mainly by ESR r C under low frequency. A rule of thumb for the electrolytic capacitor is [22] r C C o = 65μ × 10 −6
(29) Also, the ESR of aluminium electrolytic capacitor is ∼0.15 Ω which is roughly measured by FLUKE LCR Electrical Bridge. Thus, the output capacitor value is approximately computed
As the capacitors C 1 is discharging when the switch is open
then, the capacitance C 1 can be represented as
Where ΔV 1 = 1% * V C1 are the voltage ripple.
Experimental results
Practical results from a laboratory prototype are presented to verify the theoretical analysis as follows. Table 4 shows its relevant parameters. Fig. 11 shows the operation waveforms. In order to remedy the duty cycle loss, the practical duty cycle is set about to 0.67. The driving signal V gs , switching voltage V S , and the diodes voltages V D1 are given in Fig. 11a . They, respectively, bear the voltage stresses ∼17, 60, and 60 V. Fig. 11b shows other voltage stresses of other diodes. The relevant voltage stresses are ∼360 V. Subsequently, the four traces as shown in Fig. 11c show the three 
efficiency with parasitic parameters capacitor voltages and input voltage. It is clear that the voltage stress across capacitor V C1 is higher than V Cc . Other waveforms showing the components current stresses measured from the experimental prototype are given in Figs. 11d-g. By observing the current that flows through winding N 1 , it is deduced that the current through MOSFET is also high. This problem exists in many coupled inductor-based converters. In addition, the current through diode D 1 decreases to zero naturally, this eliminates the reverse recovery question. From Fig. 11d , it is clear that the input current is pulsant. As the surge current exists in the circuit loop which is just consisted of capacitors. Here, although the capacitor C 1 is in series with the input source at some instant. Due to the existed inductance around the loop, the overmuch pulsation cannot be brought into. Therefore, the presented converter is also suitable for sustainable energy system.
The conversion efficiency of the proposed converter under different input voltages is depicted in Fig. 12 . When the converter operates with V in = 30 V, the best efficiency is ∼97.7%. It can be seen that the proposed converter can obtain a good efficiency. Fig. 13a shows the dynamic response via the AC coupling on the oscilloscope. The voltage overshoot/sag is ∼10 V. It can be seen that the output voltage is insensitive to the load condition with a proper closed loop control. In addition, the system block diagram is shown in Fig. 13b. 
Conclusion
In this paper, a novel CII-N DC-DC boost converter with more degrees of freedom has been proposed. The proposed converter uses a unique CII-N implemented with a three-winding coupled inductor. One of the most remarkable aspects of the proposed converter is that the smaller turns ratio is, the larger the gain is. In addition, in order to restrict the peak voltage of the switch and recycle the leakage energy to the load, diode-capacitor structure has been used. Owing to that, the turns ratio of the CII-N can be designed flexibly, therefore, anticipated gain performance of the converter can be achieved with a small duty cycle. At last, the experiment is in agreement with theoretical analysis, hence confirming the suitability of the converter for high gain applications. 
